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Abstract
A linear predictor and adaptive control loop are added to a conventional comparator to
greatly reduce the delay. A linear predictor feeds an estimated future signal to the
comparator to compensate for the comparator's internal delay. On a cycle-by-cycle basis,
an adaptive controller adjusts the comparator's bias current to null the error. Emphasis is
placed on low power consumption, including the development of a linear predictor with
no static power consumption. Improvements of two orders of magnitude in power-delay
product are demonstrated. The adaptive comparator is ideally suited for applications
such as synchronous rectification but will also find broad applicability anywhere an
asynchronous comparator is required, such as sensor interfaces, oscilloscope triggers, and
some types of analog-digital converters.
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Title: Assistant Professor of Electrical Engineering
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1. Introduction
Comparators were developed with the introduction of the first DC-coupled amplifier, at
the dawn of the field of electronics. Since then, comparators have remained a very
important building block for many types of circuits, including analog to digital converters
(ADCs), power converters, sensor circuits, and many other types of mixed-signal
systems. Over the years, researchers have improved comparator metrics like sensitivity,
offset, and power-delay product through the use of multi-stage topologies and other
circuit methods. In a sense, however, many of these improvements have been too
narrow-minded, focused on improving the comparator as an isolated circuit rather than
part of a larger system. In many applications, particularly ADCs and power converters,
many assumptions may be made about the signals driving the comparator, and a general-
purpose comparator is not the best circuit to use. This research describes a novel
comparator that can achieve a large reduction in power-delay product over conventional
designs. This design works exceptionally well with most input signals that are monotonic
during the time of interest, including waveforms such as triangle-waves or sinusoids.
The circuit combines an asynchronous comparator and a continuous-time predictive
filter, calibrated with an adaptive control loop. Each of these elements has been the
subject of significant prior research.
1.1 Applications
Although this circuit will work well in nearly any conventional application for an
asynchronous comparator, there are several applications in which the benefits will be
dramatic. Because the adaptive control loop relies to some degree on cycle-to-cycle
correlation of the input signal, the adaptive comparator will function best in applications
when the input waveform is similar in shape each time it crosses the comparator
threshold. It need not be periodic, however. These assumptions are frequently true in
synchronous rectifiers, particularly if pulse-frequency modulation is used. Many types of
analog-to-digital converters also satisfy these requirements. In these applications, it is
possible to reduce comparator power consumption by up to two orders of magnitude
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1.2 Predictors
With the growing popularity of digital signal processors in many products,
discrete time filters have been developed to a rather high level. In particular, special
classes of predictive filters have been devised (Valiviita, 1999). These predictors give
good results for certain classes of signals. Higher order predictors yield extra degrees of
freedom, which can be used for adding features like a notch in the frequency response.
While many examples of discrete-time predictors exist, there has been
surprisingly little work done involving continuous-time predictors. Even though the
basic principles behind continuous-time prediction have been known for centuries (in the
form of Taylor series and other methods), many of the continuous-time predictors that
have been developed are based on continuous extensions of discrete-time mathematics
(Vainio, 1997). Although the literature is sparse in some areas, predictive circuits are
generally well understood.
1.3 Asynchronous Comparators
Asynchronous comparators have been known since the first DC-coupled amplifier
was created, but most current research focuses on synchronous (clocked) comparators.
Synchronous comparators work well in certain types of analog-to-digital converters,
which may explain their present popularity. Asynchronous comparators, however, will
always have applications in many systems, such as oscilloscopes, synchronous rectifiers,
analog or hybrid computers, and any of a variety of sensor circuits.
Current research focuses on different methods for reducing the delay, power
consumption, and offset of various comparator designs. Synchronous comparators have
been designed with delays on the order of 1 or 2 nanoseconds, even using integrated
circuit technology nearly two decades old (Ho, 1996). Less research has been done on
asynchronous comparators, which typically have delays at least 10 times greater than
those of synchronous comparators (Levy, 2000), (Min, 1998). A large amount of
improvement in asynchronous comparators may be possible.
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1.4 Adaptive Control
Adaptive control is a mature field (see, for example, Slotine, 1990), though its principles
are not widely applied. Adaptive controllers are designed to alter the parameters of
feedback loops to keep performance optimal, even with a changing plant. Both
continuous-time and discrete-time adaptive controllers have been demonstrated which
provide good closed-loop performance as the plant changes. Because of the additional
complexity, adaptive control is used rarely except in controllers for mechanical systems,
which often have more drift and parametric uncertainty than electrical systems.
2. Algorithm and Analysis
This section introduces the basic algorithm and circuit. The circuit blocks are analyzed in
detail, and simplified models are developed. These models are used to analyze the
stability and performance of the feedback control loop.
2.1 Loop introduction
The basic control loop is shown in Figure 1. The comparator is the heart of the circuit,
while the linear predictor provides the desired look-ahead, and the adaptive control
circuit calibrates the system to null the error.
The comparator is a simple OTA-based design, followed by several inverters to
raise the gain and sharpen the output edges. This comparator design has few merits other
than simplicity. Because the aim of this research was to produce a general delay-
compensation scheme that could be applied to many systems, including an existing
asynchronous comparator, the use of this comparator block was accepted somewhat
arbitrarily, and efforts were made to improve its performance as much as possible.
The linear predictor uses a first-order slope-based prediction to generate an
estimate of the input signal at a future time. It would be possible to use a higher-order
predictor, but with the increased accuracy comes increased high-frequency response and
7
noise sensitivity. The main advantage, though, of a first-order predictor is that it can be
implemented with an entirely passive network, which draws no quiescent power.
Input Linear Predictor 
-
Comparator Output
Reference - __-
----+Error Sampler and
Adaptive Control Circuit
Figure 1. A simplified block diagram of the adaptive comparator.
Theoretically, the first-order predictor network and comparator can give nearly
exact results on a wide range of ramp input signals without the use of adaptive control.
However, good response requires that the predictor look-ahead exactly match the
comparator delay. Because this technique involves the exact cancellation of two rather
large quantities, it is not robust. The purpose of the adaptive control mechanism,
therefore, is to calibrate the loop to null the error. Once the loop is calibrated by the
adaptive controller, it will give excellent response for any of a range of ramp inputs,
while remaining robust over variations in manufacturing, supply-voltage, temperature,
drift, etc. There is another advantage to the adaptive control loop: exact performance
with many types of periodic signals. If an input is not a ramp, but remains similar each
cycle, the control loop will behave as if the predictor gain has drifted, and will still null
the error. Thus, the adaptive control loop will also give the comparator perfect response
to many periodic signals, such as sinusoids.
The adaptive control portion of the system consists of two main blocks: an error
sampler, and the correction circuit. The error sampler is essentially a sample-and-hold
circuit and samples the difference between the input and the reference at the instant the
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comparator trips. Ideally, this quantity should be zero. Any non-zero sample corrects the
comparator bias current, reducing the error on the next cycle.
2.2 Circuit Implementation
Low power consumption was the main goal considered while implementing the
predictive comparator. Reductions in comparator power would be meaningless if the
additional circuit elements drew large amounts of power. Both static and dynamic power
consumption are important. Dynamic power consumption occurs when the comparator
trips, and during the subsequent settling of the adaptation circuit.
Between changes of state, static power consumption is important. The main
consumers of static power are the comparator itself, the bias control circuit, and the
predictor. In many practical applications, the adaptation can be made very slow, reducing
the associated power consumption to negligible levels, on the order of 10 picoamps. The
predictor, in contrast, presents a difficult problem. In order to accurately predict the
input, the predictor requires a bandwidth at least as great as the input signal. It would
seem that the problem has been pushed out of the comparator and into the predictor,
without any benefits. Fortunately, it is possible to construct a high-bandwidth predictor
with no static power consumption.
2.3 Description of Circuit Blocks
This section describes the circuit blocks used in the adaptive comparator. The schematics
are presented and analyzed, providing simplified models for the analysis of the closed-
loop system.
A more detailed diagram of the adaptive comparator is given in Figure 2. The
predictor, based on an RC circuit with a current mirror, feeds the comparator. The error
sampler and charge pump adjust the comparator bias current to null the comparator delay.
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Reference
Input
TL
Current
Mirror
Predictor
Charge Pump
Output OTA
Error '
Sampler
7'
Output
Figure 2. A more detailed view of the adaptive comparator. The four basic elements are shown:
comparator, predictor, charge pump and error sampler. The charge pump and error sampler
together comprise the adaptive controller.
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2.3.1 Comparator
An operational transconductance amplifier (OTA) comparator was chosen as the plant for
the adaptive control system, but is by no means necessary. The intent of this research
was simply to show how the adaptive system could be used to cancel an arbitrary delay,
so the particular comparator chosen was unimportant. The OTA comparator's only
outstanding virtue is its simplicity, and performance improvements are surely possible
with other comparator topologies. An OTA-based comparator was chosen because it was
thought to provide a constant delay when the input slope was high, giving a good match
for the constant look-ahead provided by the predictor. Unfortunately, this assumption
was only partially true, as discussed below.
The comparator is composed of a wide output range OTA, followed by a string of
inverters. The OTA provides the differential input, while the inverters provide additional
gain and sharpen the edge of the output transition. Unlike the inverters, the OTA has a
limited bias current, and thus all of its transitions are slew-rate limited. For this reason,
the OTA is the main source of delay in the comparator. In the process used, an inverter
delay is roughly 0.85ns, and two inverters in series, even with the slow input slew rate,
add less than 1Ons of delay, negligible compared to the total comparator delay, which is
in the microsecond range.
The key element of the OTA comparator (shown in Figure 3) is the input
differential pair. The remaining MOSFETs are current mirrors, and serve to subtract the
drain currents of the differential pair and provide a high-impedance, single-ended output.
Ordinarily, the OTA output is saturated, very near to one of the supply rails. As the
comparator input changes sign, the transistor of the differential pair that was formerly off
turns on and conducts an increasing fraction of the bias current. Once the current balance
crosses an equal split, the output of the OTA begins to change state. The output of the
comparator does not change until the OTA output reaches the CMOS threshold, which is
1.78V in this process, with equal sized devices and 5V rails. At that point, the output
switches rapidly because of the large inverter gain.
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Ibias
Figure 3. A schematic diagram of the comparator. The OTA devices were either 6.4 or 16gm square
in various implementations, while the inverter devices were minimum sized, 2.4Lm wide by 1.6gm
long.
As a model for this process, it is assumed that a certain amount of charge, referred
to here as Qs,, the switching charge, must be pumped to change the output of the
comparator. The origin of this charge is the input capacitance of the first inverter, and the
gate capacitances of the intermediate current mirrors and input transistors. The
difference in drain currents of the differential pair is the output current of the OTA, which
is also responsible for charging Q,, so the condition for change of output state may be
phrased as follows: The comparator changes state when the integral of the difference of
the drain currents of the input differential pair, beginning at the time when the input
voltages cross, is equal to the switching charge, Q,.
Before embarking on a thorough analysis, it is useful to analyze operation of the
OTA with very large and very small input slopes, where various simplifying assumptions
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may be made. When the input is changing rapidly, the OTA is slew rate limited, and
charges the Q, with the full bias current. In this case, the time delay is simply Qs, "bias,
independent of input slope.
When the input voltage is changing slowly, the OTA is in its linear region of
operation for the entire switching time, and the analysis becomes more complicated. At
the current levels used in this implementation, the OTA differential pair is in the upper
end of the subthreshold regime. In this regime, the drain current, Id, is governed by the
exponential relationship:
KYgs
Id = I~e V'h
For convenience, the drain current is defined in the direction resulting in a positive value.
I is a current that depends on transistor size and geometry, as well as temperature and the
specifics of the silicon process. Vgs is the gate-source voltage of the transistor, Vh is the
thermal voltage of silicon, and K is the absolute value of the ratio of gate
transconductance to source transconductance. There is no body effect because the input
device bulk terminals are tied to their sources. For this type of an OTA, the
transconductance is simply the transconductance of one of the PMOS input devices.
IC(V - V ')Thus, the linearized output current is simply IbiaS ' "-h . If we assume the input
2Vh
voltage is changing linearly, with slope S, the current charging the switching capacitance
StK
SIN,,2h . Integrating this charging current and equating it with the switching charge
gives the following relationship, where T is the comparator delay.
sw= bias
or,
13
K IbIasS
This simple analysis predicts that the delay time will rise as the inverse root of the input
slope.
For the thorough analysis, the above assumptions about transistor operation are
retained, though the linearized model is discarded in favor of an exact relationship. The
first step is to derive an exact input-output relationship for the OTA. Because the
differential-pair transistors are matched, share a common source, and share a common
bias current, we may write the following equations:
dl d 2 = bias
I K-e _ nIdl _ Vy,
Id 2
Io =[d 2 - IdI
'out is the current leaving the OTA. From these equations, it is possible to derive the
input-output relationship of the OTA through the following sequence:
bbias
l+e v'
d I K( i,-Vi,)
l+e Vh
14
K (i,_ - Vi"' K( in+ -il-) _K ( Yv+-i1- )
l-e '1 e 2V" - e 2"
I u, = bias K( j,,-- j"+) K( ;,,4-Yi,_) K(i+-i"_)
l+e ' e 2"' +e 2V"
lout =1bias tanh
Linearizing the final relationship will result in the expression used in the rough analysis
for the small input slope case. Next, we assume that the one of the inputs of the
comparator is connected to an input V, while the other is connected to a reference Vrf.
Imposing these assumptions and the condition for comparator switching yields:
Q, = bias * tanh dt
T is the time delay of the comparator, and the time reference is the instant V, and Vref are
equal. If we make the assumption that V rises linearly with time (with slope S) as it
crosses the linear region of the OTA, we can replace Vi1 (t)-Vrf with St. The equation
becomes:
QsW= f lbias -tanh Icstjdt(2Vh
Fortunately, a closed form of the integral exists, and it is possible to obtain r as a function
of S.
2Vh KSQw = bias K 2V"' tanh(u)du
K S
2V 2TjQsW = Ibias ' In (cosh(u)) 120v
KS
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Qsw= bias t lrn coSh T-
KS 2t
KSQsw
2V arccosh e 2V 1. h
KSQS, KSQSW
S2 th n 2I.Ias th + Ibias - 1_ I
KS
For 't a simulated value of 48.54mV was used. Setting Qsw to IOOfC produces a model
K
that roughly predicts the observed delays of an OTA with 6.4ptm square devices. The
graph of delay versus input slope is shown in Figure 4. The three lines plot the large-
slope approximation, the small-slope solution, as well as the exact solution.
The purpose of this analysis was to determine if and when the comparator would
satisfy the assumption of signal-independent delay. The analysis predicts that the delay is
independent of the signal whenever the signal moves through the linear range in a time
that is small compared with the total delay. For example, with an input slope of V/pts,
the delay is nearly signal-independent. The total delay is 1.05ps, while the input
traverses the linear region in about IOOns.
The next step is to compare this analysis with measured results of the comparator
delay. Figure 5 shows measurements of comparator delay, plotted with a model fit. The
comparator was made up of 6.4itm square devices, followed by a string of three inverters.
The bias current was 1 OOnA, and the reference voltage was 3V, with a correction for the
offset of the comparator.
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Comparator Delay vs. Input Slope
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Figure 5. Comparator delay plotted against input slope (solid line). The calculated delay is plotted
with a dashed line, and the large slope asymptote is a solid horizontal line. The input signals were
single-shot ramps with varying slopes, rising from ground to Vdd. The reference voltage was 3V, the
comparator bias current was 100nA, and the comparator consisted of 6.4gm square transistors.
As the input slope increases beyond 1V/ps, the delay begins rising, contrary to
predictions. Simulations reveal that the cause of this performance is a slew-rate
limitation at the OTA's common-mode node, labeled "Ibias" in Figure 3. For slower
input ramps, the 1OOnA bias current is enough to overcome the capacitance at the
common-mode node, allowing the node to track the input, following approximately Vgs
higher. With faster inputs, the input slope eventually exceeds the maximum slew rate of
the internal node. When this occurs, the OTA output will not begin changing when the
differential input voltage is zero but rather when the OTA bias current has pulled the
common-mode node up to a point where the formerly off PMOS input device begins to
conduct. The effect of this phenomenon is that Qw grows to a new value Q,'. Q,,'
consists of the original switching charge Q,,, plus the additional charge required to pull
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the common-mode node up from the its voltage at the time when the input exceeded the
maximum slew rate, to the voltage at which the formerly off PFET begins to turn on (Vgs
above the reference voltage).
This addition to the theory predicts that at even higher input slopes, the delay will
again become signal independent, with r = Qsw. This was indeed observed. As the input
,bias
slope rose past lV/ts, the comparator delay approached the plotted asymptote of 4.22/ts,
the measured delay in response to a step input of essentially infinite slope.
If the comparator delay is imagined to be a 3-dimensional surface plotted over the
input slope/bias current plane, we have taken one cross-section of it by sweeping the
input slope and keeping the bias current constant. It is also possible to create a
perpendicular cross-section by holding the input slope constant and sweeping the bias
current. A test was made with various bias currents, a lV/ts input, and a 3V reference.
The results are shown in Figure 6.
Figure 6 shows that the general trend follows an inverse relationship between
comparator delay and bias current, though some deviations are apparent. To understand
this graph, it is best to begin by thinking of the previous graph (with the input slope
swept) with the X-axis reversed. Different regimes of operation will then appear in the
same areas of the plot. The effect is similar to the reversal that happens when examining
a waveform in the spatial versus temporal domain.
The left side of the graph corresponds to the case where the comparator is much
slower than the rate of change of the input. The switching time here is roughly Qs". As
,bias
the bias current increases, the common-mode node becomes fast enough to track the
input, and Qs,' drops to QsW, corresponding to the dip observed near 1 OOnA. As the bias
current is increased still further, the curve begins to flatten out, for two reasons. First, the
OTA spends fractionally increasing amount of time in the linear region, and the
calculations above predict that in this region, the dependence of delay to bias current will
change from an inverse relationship to an inverse-root relationship, implying a change in
slope from -1 to -1/2. Furthermore, as the bias current increases beyond 100nA, the
19
comparator devices enter strong inversion, and the transconductance for a given amount
of bias current falls dramatically, further leveling the graph.
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Figure 6. Comparator delay versus bias current. The input signal was a 1V/ps ramp, and the
reference voltage was 3V. The comparator MOSFETS were 6.4m square.
For best operation of the complete system, the comparator should operate in a
region where the delay is input-independent. Appropriate regions correspond to flat areas
of the delay-slope graph (Figure 5), such as the regions between 0.1V/s and lV/ps, and
greater than 1OV/Its. In practice, the adaptive comparator will rarely operate in the left
region of the delay-slope plot, because the comparator delay would be insignificant
compared to the rate of change of the input, and the delay compensation would be
unnecessary. Of the two signal-independent regimes, operation in the higher regime is
not possible, because a 4ps look-ahead at 10V/ps would imply a 40V adjustment to the
reference, implying unrealistic supply voltages. For this comparator, best operation will
20
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be obtained when the input has a slope in the range of 0.1-1V/as. Because of the
adaptive nature of the control loop, the comparator will also function with other input
slopes, but the response to certain types of aperiodic signals will be compromised.
One approach to mitigating the poor performance observed with faster inputs is to
reverse the inputs of the OTA and add an extra inverter. This would speed up response,
because the input transient capacitively couples through the current mirrors to the OTA
output, regardless of bias current levels. While the performance of the comparator
would improve in an absolute sense, it would be no more suitable for use in the adaptive
comparator, because the response would continue to speed up as the input becomes faster
and would never become signal-independent.
2.3.2 Predictor
As described above, the main goal for the predictor was to avoid static power
consumption. A low power design was created by using a simple first-order predictor
and exploiting the inverting input of the comparator.
The first order predictor uses a linear extrapolation of the input signal to estimate
the value at a future time, according to the following equations:
dV (t)
VoU,(t)= Vi? (t)+ " -rdt
or, in the frequency domain,
VU, (s) = Vi, (s)(1 +s - )
In each case, Vo0 t is the output to the comparator, V is the input, and T is the time
advance, equal to the comparator delay, ideally. Ordinarily, this transfer function would
require an active filter. In this application, the zero is created by making use of the
inverting input to the comparator, which is ordinarily connected to the reference voltage.
The circuit is shown in Figure 7.
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Figure 7. Schematic diagram of the predictor, shown driving the comparator. The device sizes are
given as width over length, in ym.
In addition to the noninverting input of the comparator, the input voltage drives a
small (200fF) capacitor. The current through this capacitor drives a current mirror with a
gain of 5, which pulls a proportional current through the resistor, thereby reducing the
reference voltage that the comparator sees. With a ramp input, in steady state, the current
through the capacitor is constant, as is the gate voltage of the current mirror. Therefore,
the current through the capacitor depends only on the rate of change of the input,
dV
so I= C '". This current is mirrored around through the resistor, and reduces thedt
dV
reference voltage by RCA '" , where A is the gain of the current mirror. This voltagedt
drop is equivalent to adding the same voltage to the noninverting input, or replacing the
dVinput voltage Vi, by V,, + RCA i , which is exactly the first order predictor required,
dt
with m=R CA. It must be noted that the transfer function is not entirely correct for signals
other than ramps due to the exponential or square-law dependence of the current mirror
gate voltage on input current. This will cause an effective reduction in the look-ahead
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time r. This handicap is not severe, however, because it was already known that a linear
predictor never produces perfect results on signals more complex than ramps.
It must also be noted that, in this configuration, the predictor will only function on
monotonically rising inputs. That functionality is sufficient for the scope of this research,
though it is also possible to add another capacitor driving a symmetric PMOS current
mirror feeding into the same resistor to construct a bidirectional predictor. In that case
though, performance may suffer, because the adaptive controller will be attempting to
match the comparator delay to two look-ahead times, which may differ.
The preceding analysis was for a steady-state condition with a rising ramp input
signal. It is worth describing how the circuit achieves the steady state with real inputs.
Assume that the predictor is in steady state with a periodic input. As the input signal
begins falling, the capacitor couples the input to the current mirror input, and the gate
voltage begins to fall, turning the current mirror off. As the input keeps falling, the gate
voltage crosses zero volts, and begins to fall below ground. As the voltage falls even
further, the gate voltage eventually reaches a point near one diode drop below ground, at
which point the intrinsic diode in the NMOS device turns on, pinning the voltage.
Current begins flowing through the diodes, the capacitor, and into the input, discharging
the capacitor back to zero volts. Assuming the input signal reaches zero volts before
rising, the capacitor will have been discharged to about one diode drop.
As the input signal begins rising, the rise is capacitively coupled into the current
mirror gate node. Eventually, the voltage rises to the point where the current mirror turns
on again, and the predictor reaches steady state. Because of the charge/discharge cycle of
the capacitor, there is a dead zone of about two diode drops from the minimum of the
input signal to where the predictor begins functioning correctly. For this reason, the
reference voltage should be at least two diode drops above the input minimum voltage.
If the dead zone is intolerable, it is possible to add a clamp diode running from a
clamp voltage source to the current mirror input. This is illustrated by the diode
connected to "Vclamp" in Figure 7. The voltage clamp will prevent the current mirror
input from being capacitively "pushed" below ground as the input resets. As a result, the
input will only be required to raise the current mirror input by a small voltage to turn it
on. The dead zone will be decreased dramatically. For most applications, the optimal
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clamp voltage will be about several hundred millivolts less than two nominal diode-
drops. This will ensure that very little quiescent current flows through the clamp diode
and current mirror input, but that the dead zone will be reduced significantly, perhaps by
a factor of 10. The small quiescent current will cause a small amount of offset, which the
adaptive comparator will compensate for in the steady-state. The dynamic effects of this
offset are discussed in the Error Analysis section, in the context of comparator input
offset. Dead-zone width and dynamic performance may be traded off for various
applications.
2.3.3 Error Sampler
In order for the comparator to null its own error, there must be some way so sense the
error. The adaptive comparator measures its error by sampling the difference between
the reference and the input at the instant the comparator trips. In order to accomplish this
sampling, a sampling capacitor, Csamp, is connected to the input, then disconnected when
the comparator trips. Next, using the charge pump, the voltage on the capacitor is
compared with the reference voltage, generating the error signal.
0
O S:_1'
Figure 8. A detail of the transmission gates and their schematic symbol. The devices are minimum
sized.
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The switching described above requires an SPDT switch, which was constructed
using two transmission-gate SPST switches. These switches consist of back-to-back
NMOS and PMOS transistors, with complementary gate drives, as shown in Figure 8.
This combination ensures that the switch has low dynamic resistance at all common-
mode voltages. A second benefit is that the charge injection from the opposing gate
drives partially cancels.
The exact details of the make and break transitions that occur when the SPDT
switch changes states are an important subtlety. If the gate drives of the two transmission
gates were connected in an antiparallel fashion, there would be a small fraction of a
second when both switches would be closed, potentially causing problems with the
circuit. Because of this potential problem, both of the switch transitions must be
examined in detail.
When the input falls below the reference, the comparator resets to its quiescent
state. At this point, the input is likely to be at a rather low value, while the charge pump
OTA node will be, as usual, nearly equal to the reference voltage. Any overlap of the
switches could cause large amounts of OTA charge to shunt through to the input,
resulting in large errors. Switch overlap must be strictly avoided during this transition.
During the other transition (the error sampling transition), the input will be very
near to the reference voltage, and the charge moved through overlapping switches will
not significantly affect circuit operation. Even the charge that does leak through will tend
to be in the correct direction, because it will be of the same sign as the difference between
the input and the reference voltage.
Because switch overlap is allowable on one of the transitions, the complexities of
nonoverlapping complementary gate drive may be avoided. Instead, the gate drives to
the sampling switch Ssamp are simply delayed by two inverter delays from the signals to
Scomp, as shown in Figure 9. When the comparator trips, Scomp closes before Ssamp opens,
resulting in a small switch overlap. When the comparator resets, Scomp opens before Ssamp
closes, and the switching is nonoverlapping, as desired.
The switches are made up of NMOS and PMOS devices of the minimum possible
device size to reduce charge injection. The dynamic resistance is low enough to be
negligible for charge pump settling, and not so large that the dynamic tracking is
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excessive. The effects of switch delays, dynamic resistance, charge injection, and switch
overlap are discussed in the Error Analysis section.
Ssamp Scomp
To Chai
Vin
From
C=200fF
Csamp
ge Pump Input
Comparator
Figure 9. Schematic diagram of the error sampler, showing external connections.
2.3.4 Charge Pump
The charge pump moves the sampled error charge from the sampling capacitor to the gate
capacitor of the comparator current bias (shown in Figure 12). This movement of charge
maps the error signal into a change in comparator bias current, optimally tuning the
comparator for a given input signal.
The error signal is the difference between the voltage stored on the sampling
capacitor, and the reference voltage. As the comparator trips, the sampling capacitor is
disconnected from the input, storing the effective reference voltage (the point at which
the comparator actually tripped). The charge pump discharges the capacitor to the
reference voltage, and pumps an identical amount of charge onto the gate capacitor of the
comparator bias transistor. By resizing the output devices, it is also possible change the
gain of the charge pump, so that the input and output charges are proportional, rather than
identical.
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Figure 10. Schematic diagram of the charge pump OTA.
Because the gate bias and the reference voltages usually differ by several volts,
and the charge transfer is required to be exact (or at least proportional), high output
resistance is a necessity, so a cascoded OTA topology was chosen, shown in Figure 10.
The operation of this OTA is very similar to the comparator already described. This
OTA has dual outputs, one of which is connected to the sampling capacitor, and the other
to the gate capacitor.
As Figure 2 and Figure 12 show, the noninverting input of the OTA is connected
to the reference voltage, while the inverting input is connected to the same output that the
sampling capacitor is switched to, forming a voltage follower. This ensures that each
time the sampling capacitor is switched to the OTA output, it is discharged to the
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reference voltage. The second output pumps the same amount of charge onto the gate
capacitor.
One of the most important criteria for loop stability and performance is the
bandwidth of the OTA. Because the internal nodes are all low-impedance, the bandwidth
is determined primarily by the OTA's bias current and the capacitance at the output node.
Ignoring internal poles, the gain-bandwidth product of the OTA is-, where g,, is theC
transconductance of the amplifier, and C is the capacitance at the output node.
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Figure 11. Bode plot of the charge pump OTA with 200nA bias current.
As the Bode plots in Figure 11 show, the second pole, caused by internal capacitances,
occurs slightly below the crossover frequency. This implies that the OTA would not be
stable in the unity-gain configuration. In order to compensate the OTA, an additional
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capacitance of 500fF was added to the output node. This increases the total capacitance
at the output node, and reduces the Bode amplitude plot to a point where the phase at
crossover is acceptable.
I=200nA
topcasc
reference VoTaCcomp C=5pF
Vbias to Comparator
Charge Pump OTA
botcasc
Input from Error sampler)C50
Resistor Bias
Figure 12. A schematic of the charge pump, showing external components and connections. In
practice, the bias current is usually much less than 200nA.
While this brute-force dominant-pole method is acceptable, improved performance is
possible. Figure 12 shows the charge pump with external components and connections.
A MOSFET has been added in series with the 500fF compensation capacitor. This
MOSFET acts as a semiconductor resistor, and allows the compensation capacitor to
decouple from the OTA output at high frequencies. The decoupling adds a real pole-zero
doublet in the frequency response, resulting in a positive phase bump over a limited range
of frequencies. At low frequencies, the capacitance seen at the output is the sum of the
internal and compensation capacitances, while at high frequencies, the compensation
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capacitance decouples. The simulated internal capacitance of the OTA, Ci, is 129fF.
This figure includes the gate capacitance of the inverting input, which is not represented
in the Bode plots above. If C, is the 500fF compensation capacitance, and R is the
compensation resistor, the impedance seen at the output is:
1 RCs+I
(Ci+Cc)s R C +
C, + C
The right half of the equation represents the doublet. The result of the compensation is a
1phase bump of 41.3 degrees at a frequency of . By tuning the semiconductor
R .227fF
resistor correctly, this phase bump can be placed at almost any frequency. If it is placed
at crossover, the maximum benefit is achieved, and stability can be assured with a smaller
capacitance than would otherwise be necessary, resulting in reduced power consumption
for the same performance. The tunable semiconductor resistor is advantageous also from
an experimental standpoint, because it allows the compensation capacitor to be
disconnected entirely from the circuit if it is found to be unnecessary (which was indeed
the case at low bias currents).
The offset and output resistance of the OTA both contribute to the total error of
the comparator, and are examined in detail in the Error Analysis section.
2.4 Loop Analysis
Figure 13 details a block diagram of the loop, including the mathematical representation
of each block. Starting from the bottom, the comparator produces a delay which is
dependent on its bias current (input slope effects are not modeled here). The output of
the comparator is a delay time. That delay is partially compensated by the predictor,
which subtracts its characteristic look-ahead time from the delay time of the comparator.
The resulting difference is then multiplied by the slope of the input signal, S, to produce
an error voltage equal to the difference between the input and the reference when the
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comparator trips. This voltage is sampled by the sampling capacitor, Csamp. The charge
from Csamp is then pumped onto the compensation capacitor, Ccomp, which is connected to
the gate of the PMOS transistor that serves as the bias generator for the comparator. The
combination of the charge pump and the compensation capacitor forms an integrator, the
crucial element that forces the error to zero. The voltage on the compensation capacitor
is exponentiated by the subthreshold bias transistor, and fed back to the comparator as a
bias current, closing the loop.
S S cmp C s
Error Voltage Charge Pump
Csamp 
V bias
S
QSbia ~~ s,)
< biasbis e t
Preclictor
Advance
Figure 13. A Block Diagram of the Feedback Loop.
In operation, the loop is an iterated, discrete-time feedback loop. For stability, it
must be determined whether the magnitude of the error increases, decreases, or oscillates
from cycle to cycle. The loop analysis is best broken up into two different regimes: large
signal settling, and small signal settling and stability.
In the large signal case, the system is thoroughly nonlinear, due to the presence of
the bias transistor and the comparator. In the loop analysis, these correspond to an
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exponential and a 1/X relationship, respectively. Fortunately, the presence of two types
of internal slewing simplifies the analysis.
The first slew limitation occurs because of finite voltage rails. The analysis has
assumed that the input signals are voltage ramps. This assumption is good on a local
scale, but not globally, because ramps have infinite range. Because the circuit has finite
supply rails, the error voltage is clipped to a value on the order of 2V or less, for the test
case with a 3V reference and 5V rails. The error voltage is multiplied by the ratio of
Csamp to Ccomp, and used to adjust Vbias. In the present implementation of the adaptive
comparator, Csamp is 200fF, while Ccomp is 5pF. This implies that the greatest adjustment
possible to Vbias is about 8OmV per cycle.
The second slew limitation occurs in the charge pump. If the bias current is very
low, as it may be in the majority of applications, then the chare pump may be so slow that
it will not settle between cycles. The greatest correction to Vbias that can be achieved in a
cycle is bia" , where T is the length of time that the sampling capacitor is connected to
C,
the charge pump during a cycle (corresponding to a high output of the comparator). With
a 1 OpA bias current, the maximum correction may be on the order of 1 OpV per cycle.
With the slew rate determined, the direction of the correction must be found.
Assume, for example, that the comparator delay is too long. This condition will produce
a positive error voltage, and a negative correction to Vbi 0s. This adjustment, fed into the
gate of the PMOS bias transistor, will increase the current flowing through the
comparator, reducing the delay on the next cycle, as desired. If, on the contrary, the
comparator delay is shorter than the predictor advance, all signs are reversed, and the
correction is still in the correct direction. Thus, if there is a large error in the comparator
delay, Vbias will advance towards its correct value in steps determined by the minimum of
the two slew rates. Indeed, experimentally, barring startup problems (discussed in the
Performance section), the adaptive comparator never fails to converge. Eventually Vis
will approach to within one step of its final value, and a small signal model may be
applied to determine the rest of the settling behavior.
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Figure 14. Linearized small-signal model
linear multiplicative gains.
of the adaptive control loop. All of the blocks are now
In the small-signal regime, there is, by definition, no slewing, so a linearized
model may be used for the comparator and charge pump, as well as the bias device. For
the PMOS bias device, the typical subthreshold transconductance model may be used, in
whichg, = bias . To linearize the comparator, we must find the rate of change of the
comparator delay with respect to bias current.
d_ d Q, 
_Q,
dIbia, dIbias bias bias2
The results of these calculations are shown in a new, small-signal loop in Figure 14.
Combining the gain terms around the loop, we find that:
Ibias Q C
Vbias+ -Vbias[n]- vi S c V,[n
th bias 2 cmp
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VJ"ias[fl1] s K Qw Csamp K Csamp
Vbias[f] Vth 'bias Ccomp Jth comp
For stability in iterated, linear, discrete-time systems such as this, we require that the gain
from cycle to cycle (the quantity on the right side of the above equation) have a
magnitude less than one. Sign is unimportant for stability, determining only whether the
convergence or divergence is monotonic or oscillatory.
Note that the right hand side of the Vbias equation can be zero. In that case, any
error is perfectly corrected in a single cycle. This type of operation is ideal, and for a
given application, the designer should choose component values to approximate this
mode of operation as closely as possible.
Note that it is also possible for the right hand side of the Vbias equation to become
arbitrarily negative, introducing the possibility of growing oscillations. If the system
becomes unstable in this manner, the jitter will begin to grow, until the comparator trip-
point jumps back and forth about the actual crossing over an increasingly large range.
The biggest possible danger is that one of the oscillations will send the comparator bias
current to a value so low that the comparator never trips. At that point, the comparator
will remain locked in that state, and cease to function. In the present implementation,
unstable oscillations are unlikely to cause such a catastrophic failure. Because of the
slewing described with the large signal model, the oscillations will not grow beyond a
fairly small number of millivolts
Unless special provisions are made, in a given implementation, each quantity on
the right hand side of the Vbis equation will be fixed, with the exception of S, the input
slope. For an adaptive comparator, it is thus possible to calculate the critical value of S at
which the system should become unstable, using the following equation:
S . = 2 Vh COn,
T K Csamp
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With the values used in this implementation of the adaptive comparator (and K=0.794),
S,.i,=l.637V/1ts. This value is exactly twice the value that will yield single-cycle
correction.
Although stability is initially the most important loop consideration, settling time
must also be examined. Settling time may be modeled as a slew-limited settling followed
by an exponential settling. In the worst case, Vbias will begin at ground, necessitating the
largest possible swing as it settles to its final value near 4V. If the slew limit is, for
example, 8OmV per cycle, Vbias will slew for 49 cycles, until it is within 8OmV of its final
value, at which point it will begin to settle exponentially. For our typical case with a
lV/us slew rate, each error will be -0.222 times the previous error. For Vbias to settle to
within, for example, lmV of its final value from 8OmV will take an additional 3 cycles.
For cases where the perturbation is large, slewing dominates the settling time, and the
exponential region may be ignored completely.
Loop bandwidth is another important criterion for practical applications. Loop
bandwidth is determined by the loop gain, and also the slew rate limitations. Using a
larger charge pump bias, for example, will allow the loop to adjust more quickly to
changing inputs. Reducing the bias, however, will reduce the power consumption, jitter,
and steady-state error. Which parameters are most important will be determined by the
specifics of the application.
3 Performance
This section examines the startup behavior of the circuit, and its performance with
various input signals.
3.1 Startup
As a prerequisite for more useful behavior, a circuit must power up correctly. The
adaptive comparator has only one variable that is critical with regards to startup: Vbias.
Given a periodic input, the preceding loop analysis has shown that Vbias will always
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converge to a stable value or limit cycle. That analysis, however, made the assumption
that Vbi 0, begins at a level that provides enough current for the comparator to trip once per
cycle. On startup, this is not guaranteed.
In early silicon versions of the adaptive comparator, Ccomp was connected between
Vbias and Vdd, as in Figure 12. When these circuits are powered up, Ccomp couples Vbias to
Vdd, setting the gate-source voltage for the bias MOSFET to zero. In this state, the
comparator never trips, and the circuit does not function. Usually, leakage, increased
charge pump bias currents, or repeated power cycling would force Vbias to a voltage from
which the comparator could begin operating correctly, but these solutions are less than
ideal.
Later versions of the adaptive comparator split Ccomp between Vdd and ground. Of
Ccomp's 5pF, 3.5pF led to Vdd, while the remaining 1.5pF led to ground. When this
circuit is powered up from 5V, the capacitive divider sets Vbias to roughly 3.5V, giving
the comparator bias MOSFET a gate-source voltage of 1.5V, more than enough for the
comparator to begin operating correctly.
Splitting Ccomp does have one disadvantage, which fortunately appears to be
academic. The split capacitor couples power supply noise into the gate of the bias
MOSFET (attenuated by the capacitive divide ratio), leading to increased jitter. To test
this effect, the steady-state jitter was measured for versions of the adaptive comparator
both with and without Ccomp split. The input was a 100kHz signal consisting of a 1V/Its
ramp from 0 to 5V, remaining at 5V for 3pts before a fast fall to OV for the remaining 2s.
The reference voltage was 3V. The charge pump bias voltage was roughly 0.55V,
corresponding to a bias current on the order of 1OpA, though it should be noted that
changes in the bias current had no effect on steady-state performance over a rather large
range (approximately 10pA-10nA). The adaptive comparator with a single Ccomp had a
jitter of about 2ns, while the split Ccomp comparator had a jitter of 3ns. This difference
was not considered significant, because the two adaptive comparators, while electrically
similar, had entirely different layouts, and were from different chip production runs,
which may have had at least as much effect on the jitter as changing Ccomp. It is
recommended that future designs incorporate a split compensation capacitor to ensure
startup.
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3.2 Predictor Performance
Tests of early versions of the adaptive comparator indicated that the parasitic capacitance
of integrated resistors is large enough to significantly reduce the predictor bandwidth. As
an exploration of the properties of integrated resistors, adaptive comparators were
fabricated that incorporated different types of resistors. The resistors are discussed in
detail in the Error Analysis section, though a brief description is appropriate here. An
ordinary ploysilicon resistor was tested, followed by several types of P-base resistors. P-
base resistors must be isolated from bulk by N-wells. One version of the resistor had a
floating N-well, another, an N-well tied to Vdd in an effort to minimize the depletion
capacitance, and a third had the N-well driven through a buffer from a center tap on the
resistor, in an attempt to degenerate the capacitance to ground. All resistors were 1MQ.
For testing, a 1V/Its input ramp was applied to each, the predictor output was observed,
and the 10-90% risetime recorded. Because the settling was exponential in each case, the
risetime corresponds directly to bandwidth through the relation:
f 3db
T, is the risetime, and f3db is the bandwidth. The results are tabulated in Figure 15.
Resistor Type 10-90% Risetime, ys Bandwidth, kHz
Polysilicon 10.5 33.3
P-base, Floating N-Well 1.55 226
P-base, N-Well at Vdd 1.33 253
P-base, Driven N-Well 1.0 350
Figure 15. 10-90% risetimes of four different resistors. Each resistor was 1MU.
The variations to the resistors were intended to reduce distributed parasitic
capacitance to ground. The fact that the improvement was only moderate suggests that
parallel parasitic capacitance may be much more important than capacitance to ground.
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In-depth tests of the improved P-base resistors also support this hypothesis. During the
tests of the P-base resistor with the N-well contact, the N-well voltage made no
observable difference in performance, as long as it was above the reference voltage (and
hence kept the parasitic diodes turned off). During testing of the P-base resistor with
driven N-well, the follower bias current had no effect on settling time, though it changed
the transient shape slightly, and increased the transient amplitude from 1.41V to 1.45V as
it was swept from zero to the 100tA range. Changing the parameters on these two
resistors should change the capacitance to ground significantly, with little effect on the
parallel parasitic capacitance. Because there was no effect on the settling time, it is likely
that the settling time is dominated by the parallel parasitic capacitance.
3.3 System Performance
The adaptive comparator with the least error was used for detailed tests of system
performance. The module selected had a resistor with the N-well tied to Vdd, and a
comparator with 16pm square devices. This consumed about three times the power of an
adaptive comparator with a 6.4ptm square comparator, but was more accurate, and made
it easier to observe different types of errors.
Measuring delays to Ins accuracy requires care in lab technique. An extra foot of
cable, for example, adds a delay of about Ins. The CMOS buffers fabricated on chip for
the comparator output were not sufficient to drive test equipment located off the
prototyping board. Two 7404 inverters were used as a buffer to drive the
instrumentation. These inverters would normally add their own delay into the
measurement, but provision was made to send their output signal back into the chip,
substituting for the output of the comparator. This makes the 7404 a part of the adaptive
control loop, and ensures that the added delay will have a negligible effect on the
measurements. The TTL output was made CMOS-compatible by adding a 1k pullup
resistor to Vdd.
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3.3.1 Loop Settling Time
No quantitative analyses of settling time were undertaken, though the predicted settling
behavior was verified. To observe settling, an input was created consisting of bursts of
ramps. Between bursts, the bias current would drift, until it settled during the next burst.
Figure 16 shows an oscilloscope capture of Vbias settling from roughly 0.5 to 4V. The
input is a lVts ramp, remaining high for most of the total period of I001ts. As expected,
there is a long, straight section of slewing, followed by a small, rounded section of
exponential settling.
Figure 16. The settling of a transient on Vbias,, showing slewing followed by exponential settling.
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Figure 17 shows a detailed view of the slewing during the early part of the settling. The
steps are roughly 16mV. Note also the downward drift in between corrections. This is
due to the fact that a large bias current was used for the charge pump, leading to large
leakage, but also making the settling transients easier to observe.
Figure 17. A close-up of the slew-limited settling in the left region of Figure 16.
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3.3.2 Steady State Error vs. Period
Because of mismatch within the charge pump, it was predicted that there will be some
amount of drift in the bias voltage between comparisons. Because the leakage will be
roughly constant, the drift, and associated time error, should be proportional to the
comparison period. Experiments were run to test the prediction that errors should grow
proportionally to period. A 1V/fts ramp was repeated at different intervals, and the error
delay measured, as shown in Figure 18.
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Figure 18. Time error versus input period. The input was a 1V/s ramp, with a 3V reference
voltage.
The error is relatively constant while the input period is fast, but begins to grow
proportionally to the input period for longer periods. This is easiest to see when the data
is presented in numeric form, as in Figure 19.
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)2 10 3
Period, is Error, ns
100 -8
200 -2
500 4
1000 6
2000 8
5000 9
10000 10
20000 11
50000 17
100000 23
200000 37
500000 85
1000000 176
Figure 19. Time error vs. input period. Note that, in the last third of the table, the error grows
nearly proportionally to delay.
3.3.3 Steady-State Error vs. Input Slope
For many applications, such as synchronous rectifiers and some A/D converters,
comparisons will be frequent and nearly periodic, and there will be only small variations
from cycle to cycle. In these cases, the most important performance specification is
steady-state error. An input was created starting with a ramp from ground to Vdd of
relative length 5, remaining high for length 3, with a rapid fall to ground, remaining there
for length 2 before repeating. The frequency of this waveform was changed to provide
ramps of different slopes.
The results of the test are tabulated in
Figure 20, and plotted in Error! Reference source not found. and Figure 22. It should
be noted that the first 4 points had significant amounts of noise. The adaptive comparator
has no hysteresis, and on slow-moving signals where noise becomes important, there
were multiple transitions and oscillations at the comparator trip point. The measured
error was taken from the final transition of the comparator.
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Input Slope, Comparator Comparator Bias
V/ms Error,- ns Current, /.tA
1 -8000 13.5
2 -4000 12.8
-5 -2000 11.7
10 -1500 8.21
20 -1200 5.56
50 -500 0.728
100 -260 0.282
200 -130 0.195
500 -36 0.237
1000 -10 0.449
2000 6 0.969
5000 15 6.2
10000 12 23.9
Figure 20. Table showing comparator error and comparator bias currents for a range of input
slopes. The two dependent columns in this table are plotted in Error! Reference source not found. and
Figure 22.
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Figure 21. Comparator error plotted against input slope. The values plotted correspond to negative
delay; the positive values have been omitted from the graph for clarity.
Error! Reference source not found. is a log-log plot of the error versus input
slope. For smaller input slopes, comparator error is almost inversely proportional to
input slope, indicating a relatively steady offset voltage. The source of this offset has not
been determined. For inputs near the nominal design operating slope of lV/pts, the delay
is less than 1Ons, providing excellent absolute performance, while still consuming less
than 2.5ptW of static power.
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Figure 22. Comparator bias current plotted against input slope.
Figure 22 shows the steady-state bias current as a function of input slope. As
expected, the bias current is low in the design region of operation, the middle section of
the graph. With higher input slopes, the current rises very quickly for two main reasons.
First, the predictor runs out of dynamic range above roughly 2V/ps; the adjusted
reference voltage is pulled down all the way to ground. Second, at slopes above 2V/jis,
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the comparator's effective switching charge increases, necessitating an increase in bias
current. At lower input slopes, the comparator bias current rises because the comparator
spends most of the switching time in the linear region, and the full bias current is not
available to switch the comparator. In many ways, similarities are evident between this
graph, and Figure 5, the plot of comparator delay versus input slope. The comparator
bias current rises in regions of increased comparator delay.
Figure 23. An oscillogram of the adaptive comparator versus an uncompensated comparator at the
same bias current. The comparator outputs appear as square waves, and the reference and ramp
input are show as well.
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Figure 23 is the most important in this thesis. It shows the adaptive comparator and an
uncompensated comparator operating on the same input signal with the same bias
current. The input was a 1V/Its ramp with a period of 10ts. This particular adaptive
comparator, with 6.4gm square comparator OTA devices, had an error of +33ns with
IOns of jitter, at a bias current of 146nA. The uncompensated comparator, of the same
design and with the same bias current, had a delay of 750ns, and a jitter of 5ns. This is an
improvement of a factor of 22, though the adaptive comparator has some additional
overhead, mainly in dynamic power.
3.3.4 Multi-slope Signals
Real-world input signals may consist of rising sections with different slopes. The title
"multi-slope" is intended to denote a variation of slope at successive crossings of the
reference voltage. In theory, because of the linear predictor, the adaptive comparator
would perform just as well with such multi-slope waveforms as with single-slope
waveforms. It has been observed, however, that two non-idealities exist which lead to
reduced performance with multi-slope inputs: predictor settling time and nonuniform
comparator delay.
As was shown in the comparator analysis section, the comparator delay is not
constant over changing input slopes, as was assumed. This implies that as the input slope
changes, significant adjustment in comparator bias current is necessary.
Inputs of varying slopes vary the time allowed for the predictor to settle. Inputs
of larger slope do not allow the predictor to settle as close to its final value as slower
inputs. The effect is that the effective look-ahead is smaller for faster input signals.
Based on the settling times of the resistors, the effect will become pronounced with input
signals faster than 1V/ps. This coincidence is unfortunate, because those slopes are
exactly where the comparator delay begins rising with increasing input slope, and more
look-ahead is required.
In order to test performance with multi-slope inputs, an input consisting of
periodic consecutive ramps of two different slopes was created. The slopes differed by a
factor of 5, and the reference voltage was 3V. The charge pump bias current was in the
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lOpA range, so there was negligible change in comparator bias current from comparison
to comparison. Figure 24 lists the results.
Slope, V/ms Comparator Bias, /LA Slow Slope Error, ns Fast Slope Error, ns
10/50 1.79 -750 -920
100/500 0.239 -95 -55
1000/5000 1.543 -460 115
Figure 24. Table of comparator bias currents and time errors to an input with two slopes, differing
by a factor of 5.
The performance is good for the first two cases, considering their rate of change,
but begins to suffer in the third. The input slopes for the third case fall in the range where
the comparator delay increases sharply with increasing slope, and the predictor look-
ahead begins to decrease. Because of these two factors, there is no single bias current
which will give good performance. The comparator finds a compromise bias current,
which corresponds to roughly equal voltage errors for each slope, in opposite directions.
Under that condition, the total correction to Vbias each cycle is zero, and steady-state
operation is achieved.
3.3.5 Other Signals
No systematic analysis was undertaken to determine the performance of the adaptive
comparator with arbitrary inputs, though several inputs aside from ramps were tested.
Figure 25 shows the performance of the adaptive comparator with a sinusoidal input.
The sine frequency was 100kHz, with a 5Vpp amplitude. The reference was 3V, and the
error was -25ns, with a bias current of 655nA.
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Figure 25. A scope photograph of the adaptive comparator output with a sinusoidal input.
4 Error Analysis
This section examines possible errors in the present in the adaptive comparator,
quantifies them, and suggests areas for improvement.
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4.1 Charge Injection
As the switches within the error sampler turn on and off, there is some charge injection,
because the PMOS and NMOS devices do not match. In general, the charge injection
will depend on the common-mode level, because the MOSFET channel charges depend
on the amount of gate drive in excess of the threshold voltage.
S Ssamp comp
Input O OTA OutputCapacitance
samp CO
Figure 26. Representative schematic of the Error Sampler and Charge Pump input.
With a 3V common-mode voltage and a 5V gate swing, the simulated charge
injection for an NMOS device is 3.2fC, and 4.7fC for a PMOS device. Thus, for the
minimum-sized transmission-gates used, the net charge injection will be 1.5fC, in the
direction of the PMOS gate. The amounts given are the total charge injected, on both
sides of the switch. During turn-off, this charge will distribute evenly between the poles
of the switch. During turn-on, the charge distribution is unimportant because the two
nodes will be connected. In order to analyze the effects of charge injection, it is
necessary to examine each of the four switching events that occur during an adaptation
cycle. As discussed in the Error Sampler section, the switches overlap on the sampling
transition, but not on the reset transition. For reference, a representative schematic is
shown in Figure 26.
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1. The comparator trips, causing Scomp to close. This causes a negative charge dump onto
the OTA output, which is connected with the input. Before the next transition in step 2,
some of this charge will leak through Ssamp into the input, and some of it will be removed
through the OTA output. Fortunately, over the time frame of this transition, the effects of
the OTA may be ignored.
As the following analysis shows, the output resistance of the OTA is much larger
than that of Ssamp, therefore most of the current will flow through S,,m into the input. In
the unity-gain configuration, the OTA output resistance is equal to the linear range
divided by the bias current. With a simple differential-pair input OTA, the linear range is
approximately 2Vih/K, or roughly 8OmV. A reasonable upper limit of the bias current for
this OTA is 200nA (though in practice the currents are more likely to be in the picoamp
range, further increasing the output resistance). These values give an effective output
resistance of roughly 400kM. This resistance is much larger than the 21.3kQ resistance
of Ssamp, so a negligible amount of current will flow through it.
In light of the previous analysis, we may assume then that all of this charge is
dumped onto Csamp. This charge decays exponentially through the Ssamp /Csamp RC circuit.
Assuming the input is not changing (which is clearly false, but will be examined later),
the decay will be a simple exponential with an asymptote at the input level. With Csamp
equal to 200fF, and the effective resistance of Ssamp equal to 21.3kQ, the RC circuit has a
time constant of 4.26ns. Two inverter delays after Scomp turns on, Ssamp will turn off. In
the process used, the inverter delay is 0.85ns. Over this 1.7ns time period, the charge will
1.7
decay to e 4.26, or 0.67095 times its initial value.
2. Two inverter delays (1.7ns) later, Ssamp turns off. Negative 0.67 of a single charge
injection is now trapped on the OTA node. The turn-off of Ssamp injects a positive shot of
charge onto the OTA node. This charge is half of the total injection mentioned above.
With most input signals, Scomp will remained closed for a comparatively long amount of
time, giving the charge injection time to be fully removed by the charge pump OTA.
3. At some later time, after the input has dropped below the reference voltage, Scomp will
open, injecting another positive shot of charge equal to half the 1.5fC charge mentioned
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above. The other half of this charge settles on the sampling capacitor. This charge is
eventually bled into the input in the following step, and has no effect on performance.
4. Two inverter delays later, Ssamp will close. The charge injection here is irrelevant,
because it all flows to the input node, with is assumed to be low impedance.
The net result is a shot of charge equal to -0.67+.5+.5=0.33 times the total 1.5fC charge
injection, for a total of 0.5fC. 0.5fC over 200fF corresponds to 2.5mV. In steady state,
after the charge injection has settled, this will result in the comparator tripping at a
voltage 2.5mV lower than desired, or equivalently, a 2.5ns lead for a lV/pts input signal.
4.2 Dynamic Tracking Error
The error sampling circuit is similar in many ways to a conventional sample-and-
hold circuit, and suffers from the same type of dynamic tracking error. Because of the
time constant associated with the small signal resistance of Ssamp (Rdo) and the 200fF
sampling capacitor, the capacitor voltage will lag the input voltage by a small amount.
The simulated on-state resistance of the switch with a 3V common-mode is 21.3k.
With the 200fF capacitance of the sampling capacitor, the resulting time constant is
4.26ns. Because this time is small compared to the microsecond scale of a typical input,
the initial transient (as the ramp starts) will have settled to steady state by the time the
comparison is made.
For a ramp input, the dynamic tracking error is simply the slope of the input
multiplied by the RC time constant. For a typical 1V/ps ramp, the dynamic tracking error
would be 4.26mV, biasing the comparator to lag the true input by a time equal to the RC
time constant: 4.26ns. Depending on the input characteristics, this could be one of the
larger sources of error.
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4.3 Charge Pump Finite Output Resistance
The finite output resistance of the charge pump is one of its largest non-idealities, and an
important source of error. Ideally, the charge pump would move equal amounts of charge
to each of its outputs, independent of their voltage levels. Because the OTA
implementation has a finite output resistance, the charge matching is not ideal. Charge
mismatch stems from two causes, each of which have their roots in the OTA's finite
output resistance: finite-gain induced offset, and current offset between the dual outputs.
To quantify these errors, the first step is to determine the output resistance of the OTA.
In order to reduce the errors caused by these sources, the outputs have been cascoded to
increase their output resistance. Analyzing a small-signal model of a cascode stage will
make it possible to determine the total OTA output resistance.
I vtest' test
Current Mirror
Input
g2
9m2 o2
gl
M1 ro I
Figure 27. Small-signal diagram of a cascode output stage.
Figure 27 shows a small-signal model of a cascode output stage. The gate of the
upper MOSFET is connected to the cascode bias voltage, which is at incremental ground,
while the gate of the lower MOSFET connects to a current mirror diode. For the
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purposes of analysis, a hypothetical test current is injected into the top of the circuit,
where the output would ordinarily be.
Because the current mirror voltage is fixed for the purposes of analysis, the lower
transconductance may be omitted. The revised diagram is shown in Figure 28. Because
the bulk of the upper MOSFET, like the gate, is connected to an incremental ground, gmb
has been added to its total transconductance.
IV
'test' test
gm2 + mb 2  I
Vg2
ro
Figure 28. Simplified small-signal diagram of the cascode output stage.
Given a test current, Itest, it is necessary to find the voltage Vest induced across the
circuit.
Vjes5 = r Iest + r02 (test + (g 2 + gmb2 'lies,)
With this equation, the cascode output resistance may be expressed as follows:
V
testr, t -r +r 2 +(gn2 + gmb2 )1 1 ro2
Itest
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The OTA contains two such cascode stages in parallel, so the output resistance will be
roughly half that implied by the equation above. The simulated output resistance of one
of the 16pm square output devices at 100nA (simulating a 200nA bias) was 505MU. g,+
gmb was simulated to be 2.4pmhos. For the analysis, all transconductances and output
resistances are assumed to match. These numbers imply a total output resistance for the
charge pump OTA of 307GQ, rather close to the simulated value of 202GQ. The
calculated value is preferred to the simulated value because of possible round-off errors
in the simulator. The simulated transconductance of the amplifier is 1.67pmhos, near the
expected value for devices in moderate inversion. These numbers imply a DC gain of
513,000. With the output resistance and DC gain computed, it is possible to quantify the
two errors present in the charge pump.
Because the charge pump must hold its output at the reference voltage, which is
typically different from the natural DC output point of the amplifier, there will be a slight
amount of finite-gain induced offset. The offset will be the output voltage differential
divided by the gain. Simulations show that the charge pump OTA output will settle at
2.53 volts with zero differential input voltage. With a 3V reference voltage, the voltage
differential is 0.47V. Referred back to the input, this corresponds to an offset of 0.921V,
completely negligible.
The second error caused by finite output resistance is output-output offset. As the
charge pump holds the output fixed at the reference voltage, the mirror output, which is at
Vbias, will also drift towards the reference voltage. Making the naive assumption of
perfect matching within the charge pump, this effect is the equivalent to tying Vbias to the
reference voltage with a resistor equal to the output resistance of the charge pump OTA,
307GO. This slow leak will cause an error proportional to the time between comparator
cycles. Assuming the drift is small, the current leak may be assumed to be constant
(instead of exponential), and the input-referred offset error may be written as follows:
T (Ve - Vis T (Vef -V,,,)
err 307GQ.200fF 61.4ms
54
T represents the time between successive comparisons. Vbias is approximately 4V, so for
a case in which comparisons occur every 100ts, the comparator would trip at a voltage
1.6mV too low. It is crucial to remember that the above equation assumes a 200nA bias
current. Roughly speaking, the charge pump output resistance scales inversely with bias
current, so we may also write a current-dependent approximation:
V - biasT V,,f -Vas)
12.28nAs
If the charge pump bias current is reduced to 1 OpA, it would take 2 full seconds to
accumulate the same 1.6mV error.
The preceding analysis has assumed perfectly matched devices within the OTA.
In any real implementation, the mismatches described above will be dominated by
mismatch between devices. In steady-state, the mismatch may be modeled as an external
current injected onto the Vbias node at the output of the comparator. The analysis is very
similar to the analysis of the previous leak. Any excess current appearing at the Vbias
node will have to be removed through the charge pump, and eventually through the
sampling capacitor. Equating the incoming and outgoing charge yields the following
relationship:
V~r biaT
err
2 Csap
T is the comparison period, and 6 is the fractional mismatch (between output device
currents, for example). Ibias/2 is the current flowing through the output leg, to which the
excess current is proportional. For a test case with Ibias equal to lOnA, a period of 10ts,
and a 5 percent mismatch in output devices, the error voltage is 12.5mV. If the charge
pump bias current is reduced to lOpA, the error voltage will fall to a negligible 12.5pV.
While decreased charge pump bias current increases settling and response time, it greatly
reduces the effects of mismatch.
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4.4 Offset
Several offsets are important in the operation of the predictive comparator. The most
obvious is the offset of the comparator OTA, however, the offset of the calibration OTA
is also important. These offsets come from the inherent asymmetries in the circuits, as
well as mismatches in fabrication. Fabrication errors can include skews between
different layers in the process, device size differences, or gradients across the chip in
either doping levels or layer thicknesses, among others.
In steady-state operation, the offset of the comparator is irrelevant, because it is
nullified by the control loop. The offset, as well as any offset caused by leakage through
the predictor resistor, can be thought of as changing the delay of the comparator. The
amount of delay change is equal to the offset voltage divided by the slope of the input. If
the input is periodic, the delay change appears constant, and is completely canceled.
However, if the input slope is changing from comparison to comparison, there appears to
be jitter in the comparator delay, because the fixed voltage offset translates into a varying
time offset. As a result, there are transient delay errors in the comparator output.
Fortunately, these transient errors are limited in magnitude to the offset of the
comparator.
The effects of the charge pump OTA offset are more direct. The offset of the
charge pump appears in series with the reference voltage, and the adaptive control loop
does nothing to correct for it. As a result, any offset on the charge pump OTA directly
adds to the total offset of the system. This is not as severe a disadvantage as it may
appear; the adaptive comparator allows speed and precision to be separated. The
comparator must be fast and low-power, but need not be accurate. The charge pump
must be accurate, but need not be fast. Because of this, small devices may be used to
create a fast comparator, while large devices may be used for an accurate charge pump.
This eliminates the tradeoff in a conventional comparator, where a single OTA or
comparator (or a cascade of several) must be both fast and accurate at the same time.
56
4.5 Switch Delays
Because the sampling switch turns off two inverter delays after the comparator trips, the
sampled error is more positive than the actual error, causing the feedback loop to
overcorrect and create a compensating negative error equal to two inverter delays. To
alleviate this effect, it is possible to add two extra inverters to the output of the
comparator, and use the latter output as the system output. The precision of this scheme is
only as good as the matching between inverter delays.
4.6 Switch Overlap
As mentioned in the section on the error sampling switches, the Ssamp and Scomp are both
closed for a brief moment (two inverter delays) when the comparator trips. During this
time, the charge pump OTA input will be connected not only to the sampling capacitor,
but also to the comparator input. As charge from the sampling capacitor moves through
the switch to the OTA output, some current flows from the input to replace it, and causes
an error. During the time when both switches are closed, the error sampling circuit may
be represented as shown in Figure 29.
Sampling Correction
Switch, R Switch, R
Input
Sampling OTA Output
Capacitor, Capacitance,
CS Co
Figure 29. Small signal model of the error sampler during switch overlap.
Because the event occurs over such a short period of time, it is assumed that the input is
locally linear, with slope S. To determine the time domain behavior of the system, we
may write a system of differential equations:
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-2 1 1
d [V] RCs RC,
dt V 1 -1 [V+RCsV,(t
LRC, RC,
In the equation above, V is the sampling capacitor voltage, V is the charge pump OTA
output voltage, C, is the sampling capacitance (abbreviated from Csamp to make the
equations legible), C, is the charge pump OTA effective output capacitance, R is the
dynamic switch resistance, and Vi, is the input waveform. For the purposes of analysis,
the V(t) is assumed to be a ramp with slope S. Intuitively, we know that in steady state,
all the transients will have died out, and Vs and V will both be increasing with the same
slope S as the input. All that remains is to solve the homogeneous system of equations,
and fit the initial conditions. The eigenvalues of the homogeneous system of equations
are:
( C, +2C,)± C,2 +4C,2
2RCC,
As mentioned in the dynamic tracking error section, the switch resistance R is 21.3kg.
Cs is 200fF.
C0, the output capacitance of the OTA charge pump, consists of three parts. The
first part is the actual output capacitance of the OTA. The second contribution comes
from the input capacitance at the inverting OTA input. This capacitance is not
degenerated by the voltage follower because, over the relevant time period, the
bandwidth of the OTA is too small to make any significant correction. The final
contribution to the capacitance is from the parasitic capacitances in the layout, the switch
capacitances, and the compensation capacitance and parasitics. For analysis, the
compensation capacitance is assumed to be disabled (Experimentally, it was found to be
unnecessary.), and hence negligible. The switch capacitance and parasitics are ignored,
because they should be small compared to the larger extrinsic capacitances associated
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with the charge pump OTA. With 161tm square devices, the output capacitance is 28fF,
while the input capacitance is 184fF, for a total charge pump capacitance of 212fF.
With these component values, the two eigenvalues for the system are -1/1.65ns
and -1/11.64ns. The associated eigenvector solution bases for the homogeneous equation
are:
s 
e 1.65ns + k 2 .
. .64ns
[V -. 7_2 .634
In steady state, the particular solution is easy to calculate. With an input slope of S, the
voltage drop across the sampling switch dynamic resistance will be RS (C, + C,), while
the voltage drop across the correction switch will be RSCO. Substituting in the actual
values shows that Vs will lag the input by 8.78ns, while V, will lag by a total of 13.29ns.
If Vi,(t) is taken to be Vi, (0) + St , then the complete solution is:
V t 'I - ' [1] - 8.78ns 
~
5= k 1 { ] e 1.65ns +k 2 -[-.3 e 11.64ns + Vn(t) L -V -05764]" 1 -13.29ns
To estimate the effect of this error, two different cases are important. First, the effects of
the error on large-signal coarse settling must be investigated. Then, the steady state error
must be calculated. For the initial conditions in both examples, we assume that the
charge pump output is resting at the 3V reference voltage, and the sampling capacitor is
lagging the input by 4.26ns, as was determined in the dynamic tracking error section.
The input is each case is assumed to be a V/Its ramp, with zero time taken to be the
instant the comparator trips.
For the coarse settling case, we take for an example a situation in which the
comparator trips when the input is 2V. By substituting in the initial condition and solving
the following equation, the output may be explicitly determined:
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1.99574V] k 1 2V1 + [ -8.78mV=kV--+k . 4+ +V3V['-0.577]+2 .6342 -1 3.29m V
Once the equation is solved for k I and k2, the explicit solution may be written:
[Vs~ ~ -0.4550V] - ' [0.4595V~ - ' VJ 1t 1.9912V]
Vo 0.2625V 0.7508V Ps [i1 [1.9867V
The time evolution of Vs, V0, and Vin for this example are plotted in Figure 30.
-0.8 -0.6 -0.4 -0.2 0
Time, s
0.2 0.4 0.6 0.8 1
x 10-8
Figure 30. Time evolution of V, V,, and V,, during switch overlap within the Error Sampler.
the top curve, V, is the middle curve, and Vi,, is the lowest line.
V, is
The quantity of interest is the amount of additional charge (compared to the
situation in which there is no overlap) that flows from the input through the sampling
switch. The particular distribution of charge between the charge pump output capacitor
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and the sampling capacitor is unimportant, because all of the charge will eventually be
pumped through the charge pump. The amount of additional charge can be computed by
dividing the number of excess volt-seconds across the switch by the switch dynamic
resistance.
I t V -(VQerr = - 1 -0.4550V -e 1.65ns +0.4595V -e " 6 4ns + - .t +1.9912V - t--- +1.9957V dt
21.3kQ ps ps
In the equation above, the difference between the actual sampling capacitor voltage (the
left portion of the integral, recognizable as the first row of the preceding matrix equation)
and the sampling capacitor voltage with no overlap (in parentheses) is integrated over the
time period for which the switches overlap: 2 inverter delays, or roughly 1.7ns.
The error charge evaluates to -11.1fC. With perfect switching, this would
represent an additional -5.6 mV on the sampling capacitor. Because this is the large
signal case, the 5.6mV error is relative to a IV differential already on the sampling
capacitor, and constitutes a negligible error.
The magnitude of this error is roughly proportional to the difference between the
voltage the comparator trips at and the reference voltage, so it will always be a
fractionally small error. Larger input slopes may increase the error, but at the point
where input slope becomes significant, dynamic tracking error will dominate any
switching error.
For the steady state case, the same type of analysis may be performed. If the
comparator trips with a IV/pIs input at 3V, the exact solution will be:
[V]J-2.67mV] ' 7.19mV ' IV .[1. +2.9912V]
V L 1.54mV 11.75mV PS 1 2.9867V_
The associated integral is:
Qerr = -- f-2.67mV-.65ns +7.19mV-e I 1.64ns t +2.9912V - t +2.9957V dt
21.3kQ ps ps
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For this example, the error charge will be -41.8aC, corresponding to an error voltage on
the sampling capacitor of -0.211V, so the steady state error is negligible as well. All of
this analysis has justified the claim that switch overlap on the sampling transition is
allowable, supported the use of the simple half-overlapping switch drive circuit.
4.7 Resistor Bandwidth
In the present implementation of the adaptive comparator, the bandwidth of the resistor in
the predictor circuit is the largest barrier to improved performance. Integrated resistors
have always been of relatively poor performance relative to their discrete counterparts,
and that has fueled much of the development of the active-only amplifiers now popular in
analog integrated circuits. The problem in this case is the large parasitic capacitance
associated with integrated resistors. This slows the response of the predictor such that the
final output value is not reached quickly.
Depending on the structure of the input signal, the predictor may not be fully
settled by the time when the estimated signal crosses the reference and the comparator
trips. This incomplete settling reduces the effective look-ahead of the predictor.
Fortunately, the feedback loop is able to compensate for this, so the comparator still
behaves accurately. The price, however, is increased power consumption. Because the
predictor is providing less look-ahead than it is designed for, the comparator delay must
be reduced to match, but this can only be accomplished by increasing the bias current of
the comparator. Simulated waveforms of the predictor with ideal and real resistors are
plotted in Figure 31.
The most commonly used integrated circuit resistor is made from polysilicon,
usually used for forming transistor gates, and capacitors (with a second polysilicon layer).
These capacitors tend to be large because of the small resistivity of the material. Their
advantages are good linearity and common-mode independence. Because of their large
size, these resistors have a large amount of parasitic capacitance. Depending on layout,
the parasitic capacitance scales with resistance (with total parallel capacitance going as
the inverse), leading to a fixed RC time constant and associated maximum bandwidth.
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Even a design-rule optimized 1MO resistor in the 1.5ptm process used was found to have
a risetime of 10.5ps. Because the predictor should settle in a time significantly faster
than the comparator delay, this performance clearly presents problems. Despite the
relatively poor performance, a polysilicon resistor may be suitable for some applications.
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Figure 31. Plot of predictor response. The solid line is a sample input. The dotted line is the
response of the predictor with an ideal resistor, while the dashed line is the response of the predictor
with the parasitic capacitance modeled. The capacitance corresponds to that observed in a P-base
resistor with the well tied to Vdd, with a risetime of 1.33pgs.
P-base resistors are another variety often used in integrated circuits. P-base has
one of the highest resistivities of the available layers (2-4kQ per square, versus 22-28Q
per square for polysilicon, for example). This allows the resistors to be made much
smaller for the same resistance. Unfortunately, unlike polysilicon, P-base is a diffusion
layer within the bulk silicon substrate, and by itself, has no insulation from bulk. For that
reason, P-base resistors must be isolated within an N-well, another diffusion within the
bulk.
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Figure 32. A cross-section of the P-base resistor showing stray capacitances.
Unfortunately, the N-well creates two rather large depletion capacitances, one
from the P-base resistor to the well, and a second from the well to substrate. These
parasitics appear as distributed capacitances to a common node (the N-well), in series
with another capacitance to ground. These parasitic capacitances are illustrated in Figure
32. A IMO P-base resistor was found to have a risetime of 1.55/ts, more than a factor of
6 better than polysilicon. This results in improved performance, but still falls short of
meeting the bandwidth goal.
Compared to polysilicon resistors, however, P-base resistors allow a few more
options for reducing the effective parasitic capacitance. As mentioned before, P-base
resistors have a parasitic capacitance to the N-well, which has a capacitance to ground.
The N-well, however, may be driven to different voltage levels in an effort to reduce the
effective parasitic capacitance associated with the resistor. The N-well voltage must be at
least as great as the highest voltage present in the resistor (and substrate for that matter,
though that condition is usually automatic). If the N-well potential drops below that of
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the resistor, the diode inherent in the PN junction will turn on, allowing current to flow
from the resistor to well.
The N-well may simply be left floating, in which case it will generally establish a
potential near that of the maximum potential of the resistor. As current flows through the
resistor and potentials across it change, the N-well potential will change due to capacitive
coupling, and the effects of the inherent PN diode turning on weakly. The floating well
approach reduces the effective capacitance from the resistor to ground by placing the
resistor-well and well-substrate capacitors in series.
A second approach to reducing the effective capacitance is to tie the well to a high
potential within the circuit, such as Vdd. The resistor-well capacitors are now tied to an
incremental ground, so this approach may seem counter-intuitive, but the capacitors
themselves decrease in value. As the reverse-bias voltage across the PN junction
increases, the width of the depletion regions increase, and the depletion capacitances
decrease because the effective capacitor "plates" move further apart. Unfortunately, the
process supplier does not provide enough capacitance data to calculate whether this
approach should be superior to the floating well approach
A third approach, mostly of theoretical interest, is to drive the well actively. A
center tap may be added to the resistor, driving the input of a voltage follower, the output
of which actively drives the well. On average, roughly speaking, the well moves with the
resistor, and the well-substrate capacitance is effectively reduced to zero. Capacitances
across the resistor will still remain, so some parasitic bandwidth reduction will still be
present. The main disadvantage of this approach is that it consumes static power,
negating some of the benefits of moving to a passive predictor. The P-base resistor with
driven N-well has an estimated parasitic capacitance of 455fF. To drive this with a
1MHz bandwidth, enough to degenerate the parasitic capacitance with a useful
bandwidth, would require a bias current through a PMOS source follower of roughly
1 OOnA, a significant contribution to the overall power consumption.
Another approach to building a low-capacitance, large-value resistor is to use a
wide linear range (WLR) OTA. If an OTA is connected as a voltage follower, it will
behave as a linear resistor over its linear range. WLR OTAs have been developed with
linear ranges of up to +-lV, which is acceptable (though not ideal) for use in the
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predictor. Like the preceding approach, the WLR OTA requires static power, and
perhaps very large amounts for appropriate conductance. Another added difficulty is that
the amplifier will invariably have some offset, which will compromise dynamic
performance. Furthermore, increasing the linear range of an OTA usually increases its
offset proportionally, resulting in the possibilities of very large offsets. Aside from
power, this technique promises very good bandwidth, and is useful for testing the
possible ultimate performance of the adaptive comparator. At the time of publication, a
chip containing WLR OTA adaptive comparators was in fabrication.
A final possibility for the resistor is the use of triode-regime transistors. For
enough resistance, it would probably be necessary to use the devices in the subthreshold
regime. Below threshold, the saturation voltage is only about 1 OOmV. For an acceptable
linear range of the complete resistor, this implies that 10 or more would be necessary.
This, by itself, is not a problem, but each of the transistors must be provided with an
accurate, floating bias voltage, which appears difficult to supply, particularly without
adding static power consumption.
4.8 Instability
Although instability was predicted in some operating regimes, it was never
observed. All types of bias conditions were tried, as well as pathological inputs, in order
to make the control loop unstable, but never with success. The circuit is much more
robust than predicted, but unfortunately that also means that the analysis is incomplete.
There are a few unmodeled effects that would contribute to keeping the circuit
stable. First is the slewing that occurs within the circuit. Slewing does not prevent
instability, but it can reduce the amplitude of limit cycles to unobservable levels if the
charge pump bias current is reduced sufficiently. A second effect occurs because of the
inherent properties of MOS transistors. Instability is most likely to occur at high input
slopes. High input slopes, however, necessitate high comparator bias currents, which in
turn will push the bias transistor into strong inversion. Compared with subthreshold
operation, strong inversion gives much less transconductance for a given bias current,
directly lowering the loop gain and helping to prevent instability.
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4.9 Error Summary
The errors present in steady-state that have been analyzed above are tabulated in
Figure 33.
Error Source Delay Error Offset Error
Charge Injection approx. -2.5mV
Dynamic Tracking Error 4.26ns
Charge Pump Finite Output Resistance negligible
Charge Pump Offset/Mismatch ???
Switch Delays 1.7ns
Switch Overlap Negligible negligible
Figure 33. A summary of the major errors present during steady-state operation.
Unfortunately, the errors are likely to be dominated by fabrication mismatch and
unmodeled parasitics. Even the errors analyzed will be dependent on the specific
application to a large extent. It is wise to treat this analysis as only a starting point for
determining the total error. For our standard test case, using a 3V reference, a 1V/ps
input, and minimal charge pump bias, the expected error, from the table above, is a delay
of about 6ns, coupled with a negative offset of 2.5mV (corresponding to the comparator
tripping early). With the input described, these to effects together will appear to be a lag
of 3.5ns, or equivalently an offset of 3.5mV. Errors of this magnitude were observed
under some conditions, but the errors were usually larger, even under design operating
conditions.
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5 Summary
5.1 Conclusions
The chips fabricated were not set up in such a way as to allow the measurement of the
power consumption of a single adaptive comparator, only the comparator bias currents.
Simulations indicate that dynamic power and other overhead will be less than 5/tW for
essentially any input. So, at its best, based on lab tests, the adaptive comparator may
offer errors on the order of 6ns, with a power consumption of about 7MW. In the only
recently published paper on asynchronous comparators that could be found (Levy, 2000),
the authors claim a comparator for synchronous rectification with a delay of 19ns, and a
power consumption of 161p W. The adaptive comparator has a power-delay product that
is better by a factor of 73.
A simulation was run, and for the same power consumption (including power
drawn from the reference, but not the input), the adaptive comparator reduced the OTA
comparator delay from 326ns to 7ns, or a factor of about 50.
In conclusion, an adaptive comparator has been presented, suitable for many of
the applications of conventional asynchronous comparators that will reduce power
consumption by nearly two orders of magnitude, with a very small cost in other areas.
5.2 Future
The results of the lab tests suggest that improvements to the adaptive comparator may be
possible in several areas.
The power consumption of the OTA comparator used here can certainly be
reduced. Most high-performance, low-power comparators use a multi-stage topology,
with checks to keep devices out of saturation and improve switching speed. All of those
methods would be beneficial, though it is important to choose a comparator topology that
has a delay that is substantially independent of input slope for the adaptive comparator to
function well.
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Higher order predictors are an obvious extension of the research presented here.
The costs in noise sensitivity and power consumption may outweigh the benefits,
unfortunately.
It is clear that fast resistors are crucial to the correct functioning of the adaptive
comparator. The techniques described herein showed moderate improvements over a
conventional P-base resistor by reducing parasitic capacitance to ground. The results,
however, suggest that parallel capacitance is more critical to resistor bandwidth. The
techniques explored here do not mitigate parallel capacitance, so that leaves an area for
further development. The snaked layouts of the resistors could be straightened to achieve
a better tradeoff between parallel capacitance and capacitance to ground.
Many of the errors mentioned in the Error Analysis can be reduced using
improved circuit techniques. The possibilities range from the cancellation of the excess
double inverter delay, to the use of balanced switches to minimize charge injection, to
finding a better balance between error sampler charge gain, charge injection, and
dynamic tracking error.
The specifics of a given application will undoubtedly make even more
optimizations possible. For example, if the input signal ,is complex, the adaptive
comparator will function more accurately with a smaller look-ahead time. The amount of
prediction required may be small enough that it would be possible to use a triode-regime
transistor in the predictor, giving much improved bandwidth and significantly reducing
the size of the adaptive comparator in silicon.
In some applications, it may be possible to dispose of the predictor altogether.
When the input signal has nearly the same shape each cycle, but may come at varying
times, such as in pulse frequency modulated power converters, the predictor may be
replaced with a fixed voltage offset. For instance, if the adaptive comparator is required
to trip at 3V, the comparator reference may be set at 2V, and the adaptive control loop
will adjust the bias current for the equivalent of a IV delay.
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Appendix A - Materials and Methods
The Tanner EDA IC design suite was the primary tool of circuit simulation and
layout. This suite includes a buggy graphical schematic editor and netlist generator, a
finicky Tanner-SPICE simulation engine, and a passable plotting tool with basic
functionality. The simulations used the BSIM Level 49 transistor models, with the model
parameters obtained from the fabrication vendor. Mathworks Matlab and Microsoft
Excel were also used for simulations, data analysis and visualization.
The adaptive comparator ICs were fabricated by The MOSIS Service, in the AMI
1.5ptm process, which includes two metal layers, two polysilicon layers, and NPN
transistors, in addition to the standard CMOS capabilities.
All of the lab tests were performed using an Agilent E3646A DC power supply,
an Agilent 33250A 80MHz arbitrary waveform generator, a Tektronix TDS 3014 4-
channel 100MHz digital phosphor oscilloscope, a Keithley 2400 SourceMeter, and a
Keithley 6514 System Electrometer. The chip under test was held in a custom-made "pot
box" containing 10 potentiometers for setting analog voltages, and breadboards that
included hard-wired BNC and triaxial connectors.
Appendix B - Sample Layouts
The images in this section show example layouts of the adaptive comparator.
Figure 34 shows the layout of a complete chip containing five variations of the adaptive
comparator. Contact pads ring the perimeter, interleaved with power supply bypass
capacitors. Inside are the input protection diodes and resistors, and both analog and
digital output buffers. The lighter gray band is a bus for signals common to each of the
adaptive comparators.
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Figure 34. An image of a test chip containing 5 different versions of the adaptive comparator.
Figure 35 shows a closer view of one of the adaptive comparator modules, this
one from the upper right corner of Figure 34. In the upper left is the P-base resistor with
well contact. Below this is Ccomp. Moving to the left is the predictor, followed by a large
vertical stack of transistors comprising the comparator OTA. In the center are the
comparator inverters and the error sampler. To the right is the charge pump OTA, with
its compensation network above.
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Figure 35. A close-up of an adaptive comparator module from the upper right corner of Figure 34.
This adaptive comparator has a P-base resistor with a well contact (on the left) and a comparator
made using 16pim square devices (left of center).
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